Abstract-A dedicated very-front-end (VFE) readout channel for high-granularity calorimeters has been designed, fabricated and evaluated. This electronics is composed of a low-noise charge-sensitive amplifier followed by a bandpass filter based on a gated integrator. The efficiency of the gated integrator, a time-variant filter, in terms of noise rejection has been compared to an equivalent time-invariant filter, a CRRC shaper. Their serial and parallel noise indexes have been evaluated by simulation for different values of integration and peaking times. Results show that the gated integrator is a more efficient filter than the CRRC shaper, thanks to the time of integration which can be expanded to approach the time interval between two successive bunch crossings, whereas the peaking time of the CRRC shaper is limited by pile-up considerations. Moreover, the gated integrator intrinsically includes the capacitor required to perform the analog memorization of the signal before its delayed digital conversion. This analog-to-digital conversion is carried out by a 12-bit cyclic ADC specifically developed for this application.
I. INTRODUCTION
I N order to explore the new physics beyond the standard model, the next generation of particle detectors has to achieve unprecedented particle identification and separation [1] . Highly granular calorimeters are required and numerous ambitious R&D projects are in progress, both on detectors and electronics, to reach the required performances. The Very-Front-End (VFE) electronics associated with this kind of detector have to process a large number of channels (up to several millions) with a wide dynamic range (about 80 dB) and a precision below 1%. The signal delivered by each channel of the detector has to be amplified, filtered, memorized and digitized. Moreover, the compactness of the calorimeter and its large number of channels impose drastic limitations in terms of the power consumption of the VFE and its high level of integration. This paper presents the design and the performance of a complete readout channel dedicated to high granularity calorimeters. This VFE channel, represented in Fig. 1 , is composed of a low-noise Charge Sensitive Amplifier (CSA) followed by a shaping stage. The shaper is made of a Gated Integrator (GI) which includes an intrinsic analog memory thanks to the integration capacitor. The final analog-to-digital conversion is performed by a low-power 12-bit cyclic ADC.
The paper is organized as follows. The Charge Sensitive Amplifier is described in Section II, while Section III is devoted to the shaping stage where the filtering performance of the Gated Integrator is compared to the performance of the standard CRRC shaper. After describing the cyclic ADC in Section IV, the results of measurements done on the VFE channel are presented in Section V before the conclusion.
II. THE CHARGE SENSITIVE AMPLIFIER
The structure of the CSA is presented in Fig. 2 with a schematic view of the amplifier block itself. The CSA is designed to process signals up to a charge of 10 pC. The output voltage of the preamplifier is proportional to the input charge divided by the feedback capacitance as reported in (1) of the gain , the output voltage of the SCA is proportional to the collected charge as follows: (2) To reach the required high gain value, the amplifier is based on a boosted folded cascode architecture, connected to a source follower as represented in Fig. 2 . At low frequency, its open loop gain value is given by the relation (3) where is the gain of the boost amplifier, and respectively the transconductance and output resistance of transistor , and the equivalent resistance of the current generator . Thanks to the boost amplification , the output impedance is not any more attenuated by the contribution of transistors and , but depends only on as expressed by the relation (4) The main characteristics of the CSA are reported in Table I . The Equivalent Noise Charge (ENC) at the input of the CSA is limited to an RMS value of 0.5 fC when the CSA is connected to a noise-free CRRC shaper with a unity gain and a peaking time of 200 ns. Considering the maximum integrated charge of 10 pC, the signal-to-noise ratio (SNR) is evaluated to 86 dB. The power consumption is limited to 3.54 mW.
III. NOISE CONSIDERATIONS AND SHAPING
For calorimetry measurements, the dynamic range, defined as the ratio between the largest recordable signal and the smallest detectable signal above the noise level, is one of the key issues. This leads to the use of an optimized bandpass filter to reach the required signal to noise ratio [2] . The noise behaviour of a timevariant filter based on a gated integrator has been studied and compared with an equivalent time-invariant filter, a derivatorintegrator (CR-RC) shaper.
A. Sources of Noise
The noise properties of the CSA can be described fully in terms of voltage (or serial) noise source and current (or parallel) noise source at the amplifier input [2] , [4] . The three equivalent sources represented in Fig. 3 are induced by the shot noise generated by the input transistor's gate leakage current, by the thermal noise and by the process dependent flicker noise [3] . Considering that the open loop gain of the amplifier is much larger than the unity gain in the frequency band of the useful signal, the close-loop gain of the preamplifier for the parallel noise source is given by the relation [4] (5)
In the same way, the close-loop gain of the preamplifier for the serial noise source is given by the relation (6) Then the spectral density of the noise at the output of the CSA can be evaluated by the relation
The term corresponds to the equivalent spectral density of the serial (voltage) noise observed at the input of the CSA, and the parallel (current) counterpart. The noise behaviour of a filter associated with the CSA has to be evaluated both for serial and parallel noises.
B. Noise Index Analysis
A gated integrator is proposed to perform the pulse shaping of the signal delivered by the CSA. The gated integrator is a time-variant system which is switched on at the start of this input signal to integrate it for a time and which is rapidly restored to zero at the end of the integration. The noise behaviour of this time-variant filter cannot be evaluated using its frequency transfer function, but study is possible by considering its weighting functions in a time domain analysis. The weighting function is the measurement of influence of a noise step generated before the measuring time on the amplitude at the measuring time [5] , [6] . This has been estimated by simulations using the Virtuoso tools from Cadence, both for the gated integrator and for a CRRC shaper. The two shapers simulated for comparison are represented in Fig. 4 . To limit the contribution of the low-frequency noise, a basic exponential pre-filter with the components ( , ) is implemented at the input of the gated integrator.
The parameters of the CRRC shaper are:
, . where the peaking time depends on the value of the parameter with . The weighting function of the CRRC shaper is directly provided by its transfer function expressed as
The gated integrator's integration time can be tuned whereas the constant time of the exponential pre-filter is set at 200 ns with the components and . To obtain a DC voltage gain similar to that of the CRRC shaper, the capacitor value of the integrator must be set at . The weighting function of the gated integrator is obtained by simulation using the technique provided by F.S. Goulding [5] . The integration interval is slid over the whole signal waveform with 50 successive delayed transient simulations. The result at the end of each integration is stored, and the plot of these values versus the delay time gives the weighting function curve. The weighting functions obtained are reported in Fig. 5 .
The noise performances of each pulse-shaper are evaluated through the step-noise and delta-noise indices [5] . The stepnoise index corresponds to the parallel noise, whereas the delta-noise index evaluates the serial noise performance of the shaper, with (10) (11) where is the gain of the shaping function.
The indices for parallel and serial noises have been simulated for several values of peaking time (CRRC shaper) and several integration values (Gated Integrator). Results are reported in Fig. 6, and Fig. 7 . They are in accordance with those obtained by [7] with a single gated-integrator coupled to an exponential pre-filter. We can observe that the serial noise index becomes lower for the CRRC shaper when its peaking time is higher than 300 ns, whereas the parallel noise is lower for the gated integrator with integration times longer than 100 ns. For pile-up consideration, the peaking time of the CRRC shaper must be limited to a fraction of the time interval between bunch crossings, whereas the fast resetting of the G.I. allows much longer integration times. With a peaking time limited to 200 ns for the CRRC shaper and an integration up to 300 ns for the G.I., both serial and parallel noise indexes are reduced by about 30% with the G.I. filtering.
IV. ANALOG-TO-DIGITAL CONVERTER
The ADC implemented in the VFE channel is based on the converter described in [8] . The cyclic architecture is well adapted to compact-low-power conversion. Its summarized performance is reported in Table II . The power consumption is limited to 1.5 mW with a time of conversion of 6.8 s and a precision better than 10 bits.
V. MEASUREMENTS RESULTS
A prototype chip has been built using the Austriamicrosystems 0.35 m 2-poly 4-metal CMOS process. Measurements of the VFE channel with the G.I. shaper have been carried out in order to evaluate linearity and noise. It should be noted that the processing of the bits delivered by the ADC has been implemented into an external programmable digital component.
As plotted in Fig. 8 , the linearity error is within up to an input charge of 9.5 pC.
An ADC code occurrence histogram delivered by the channel is shown in Fig. 9 . This represents the fluctuation of the measurements produced by noise, with no charge injected at the input of the channel and with a time of integration set at 200 ns. The standard deviation of this distribution is equal to 0.76 LSB, i.e., 370
. The Equivalent Noise Charge (ENC) at the input of the channel is, then, lower than 2 fC.
The variation of the power of noise at the output of the channel for various values of integration time is given in Fig. 10 . The curve obtained presents a decrease similar to the serial noise index curve given by simulation. These results show that the noise of the tested channel is dominated by the contribution of the serial noise of the preamplifier, in the range of time of integration considered. The main performance of the VFE channel is reported in Table III. VI. CONCLUSION A VFE channel has been presented. It is dedicated to a high-granularity calorimeter in which low-power, high-integration electronics are mandatory. First, this channel performs the low-noise charge-sensitive amplification of the charge delivered by the detector. Secondly, to improve the signal-to-noise ratio, the signal obtained has to be filtered. The optimization of the noise filtering has been studied by evaluating the serial and parallel noise indexes. These indexes have been directly determined thanks to basic transient simulations. The results given by the simulations and confirmed by the measurements show that a time-variant filtering based on a gated integration is an efficient alternative to the time-invariant CRRC shaping. Moreover, as the Gated Integrator intrinsically includes an analog memory, it can be used to memorise the voltage signal before its digitalization. Lastly, the analog-to-digital conversion is performed by a low-power 12-bit cyclic ADC fully customized for this application.
Measurements of the prototype chip give a global linearity of the readout channel better than 0.1%. The Equivalent Noise Charge at the input of the channel is limited to a value of 1.8 fC, which gives a signal-to-noise ratio of 75 dB for a maximum input charge of 10 pC. The power consumption is limited to 6.5 mW and can be reduced with the implementation of a power pulsing system in accordance with the duty cycle of the beam sequence.
